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Abstract 
This article describes the development and realiza- 
tion of a synthesis p v g r a m  for  CMOS comparators. It 
was constructed following the SEAS framework for  ana- 
log circuit design automation. 
Using this program, a number of comparators were 
synthesised, and tested using SPICE simulations. All 
comparators generated performed well above their de- 
sign specifications. This shows, that the SEAS concept 
is also applicable io  the synthesis of non-linear cir- 
cuits. 
1 Introduction. 
Interest in the automation of the design of analog 
circuits has increased tremendously over the last few 
years. Analog design is still regarded as more a form of 
art than as an engineering discipline. Even for simple 
designs such as operational amplifiers and compara- 
tors a design time of over a months is still acceptable. 
This explains the research for tools that can aid the 
analog designer, thus making it possible to reduce the 
design time, effectively reducing the design costs. 
Beginning 1987, a number of papers have appeared 
in electronics engineering literature, describing auto- 
mated analog circuit design systems [1,2,3,4]. Most of 
these design systems are using OpAmps as a testcase'. 
The operational amplifier is a widely used circuit, and 
it behaves rather nicely: one can consider it as a com- 
pletely linear circuit. However, in the field of analog 
design, the parts that take the longest time to develop, 
are the non-linear circuits. Among these circuits there 
are commonly used types such as analog multipliers 
and comparators. Analysis of this kind of circuits is 
difficult and time-consuming, so automation can im- 
prove a great deal over manual design. If an analog 
'In the OASYS system [I], also a comparator design automa- 
ton is implemented. However, it uses a more linlited design style 
in comparison with this program. 
circuit design system is capable of synthesizing non- 
linear circuits, it can be considered to  be more flexible 
in handling different circuit types than a system that 
lacks this possibility. 
At the Electrical Engineering department of the 
University of Twente, the SEAS framework for analog 
circuit synthesis was developed [4]. To show that SEAS 
is suitable as a general synthesis tool that can handle 
linear as well as non-linear circuits, a comparator de- 
signer was implemented within this framework. 
First, the SEAS framework will be discussed. After 
this, the selected design style is presented. This style 
is taken from various literature sources. An example 
of modelling and synthesis will be shown. Then some 
synthesized comparators are presented, together with 
some testing to confirm the validity of the internal 
models. Last, conclusions are drawn and the current 
state of the research on this subject is revealed. 
2 The SEAS Framework. 
The SEAS framework is can be subdivided into seven 
separate parts (see Figure 1): 
0 The System Expert: a part that takes care of 
communication with the outside world. Here the 
input files are processed and the output files are 
created. 
0 The Design Equation Database, where all design 
knowledge is kept. It consists of procedures that 
calculate the size of the transistors from the in- 
dependent variables of the design and then gives 
the estimated performance of the circuit based 
on these transis tors. 
0 The Initializer, that uses knowledge from the 
technology and specifications files, together with 
design style knowledge, to span the search space 
for the optimization procedure. The search 
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Figure 1: The SEAS Framework organization. 
space is limited by physical limits, as well as 
limits posed by engineering knowledge. 
The Optimizer, where the design is optimized 
using the Simulated Annealing global optimiza- 
tion method. 
The Analyzer is a tool that analyzes the es- 
timated behaviour of the designed comparator 
and compares this with the behaviour specified 
and expected by the user. 
The Score-Maker. If a comparator does not com- 
ply with the specifications, the fault in the de- 
sign will have to be found. Now the faulty part 
of the comparator can be replaced by another, 
and be optimized for this part, too. To find out 
which part should be replaced, specific engineer- 
ing expertise is present in the form of a scoring 
mechanism. 
The Reconstructor uses the fault analysis of the 
Score-Maker to replace the underscoring part. 
Optimization is accomplished using the Simulated 
Annealing algorithm. This method is capable of find- 
ing the global optimum under certain conditions. Be- 
cause the simulated annealing algorithm does not use 
derivatives of the design equations to move towards 
the optimum state, it is not necessary for the design 
equations to be differentiable, nor do they need to be 
continuous. Therefore, the full design equations can 
be used, not necessary the linearized ones. 
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Figure 2: The block decomposition of the comparator 
design style. 
3 The Comparator Design Style. 
Not every comparator design style can be synthe- 
sized by SEAS in an efficient way. The system relies on 
the hierarchical decomposition of the design style to 
make an effective design. For the test case, a design 
style was chosen had to satisfy the following criteria: 
hierarchical in construction; a good comparison with 
designs in recent publications; and small, because it 
was primarily meant to be a testcase for non-linear 
design, not for state-of-the-art performance. However, 
the chosen design-style is still performing good, be- 
cause a recent design is used. 
Because the simulated evolution mechanism needed 
to be tested, for each subblock in the design hierar- 
chy at least one alternative is available. Therefore, 
two designs have been integrated into one design style. 
This was possible due to the surprising similarity be- 
tween the two published designs. The first is a de- 
sign from Yukawa [5], that uses a differential amplifier 
at the input of a latch circuit. The second source is 
the comparator design style used in the OASYS design 
system [l]. Using the latter style, a direct compari- 
son between the performance of the OASYS synthesized 
comparator and the one generated by the SEAS based 
designer, is possible. The block-decomposition of the 
chosen design style is shown in Figure 2. 
4 The Implementation. 
For each specification that can be specified by the 
user of the design system, a design equation is avail- 
able. Again, these design equations are functions of 
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the sizes of the individual transistors in the circuit. 
These transistor sizes are also determined during the 
synthesis process. To determine the transistor sizes, 
the program uses "independent variables", i.e. cur- 
rents and voltages inside the circuit that are indepen- 
dent of any outside factors nd of each other. As an 
example, the determination of the Slew Rate is dis- 
cussed: 
The Slew Rate can be determined easily by: 
* udom . (1) 
Io 
where Io the tail current of the differential input stage, 
gm the transconductance of the input transistors, and 
Wdom. the dominant pole of the input stage. The tail 
current is an independent variable, the transconduc- 
tance is only dependent of the transistor size of the 
input transistor. However, the position of the dom- 
inant pole is dependent on the configuration of the 
differential pair subblock. For the simple pair, the 
characteristic equation is: 
S R = -  
Sm in 
while for the cascoded differential pair, the following 
applies (as found from a symbolic analysis [SI): 
In this case, Wdom. is not determined easily. The roots 
of this equation are: 
73 = 7cm 
After filling in the values, that come from the tran- 
sistor design equations and the independent variables, 
the dominant time-constant can be determined: 
As a last step, the Slew Rate can be calculated using 
equation 1. 
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Figure 3: A SEAS designed comparator. 
SPec's I SEAS I SPICE Parameter 
"of j s e t  
SlewRate [V/ps] 
fclock [M Hzl 
tP'0P 
PDC [mWI 
AreaUse [sq.] 
10.0 
n.a. 
Table 1: Performances of the comparator of Figure 3, 
as specified externally, as predicted by SEAS, and from 
simulations with SPICE 
5 The Results. 
A circuit that was synthesized using the SEAS p r e  
gram for comparator design automation is depicted in 
Figure 3. 
Using a circuit-simulator inputfile, generated au- 
tomatically by the SEAS program, the results of the 
simulation are given in Table 1, as compared to the 
predictions made by the comparator designer. In Fig- 
ure 4, a graphical representation of the propagation 
delay lime, as calulated by SPICE, is given. 
The predicted Slew Rate is too high. In the design 
equations, no parasitics were assumed. This turns out 
to be overly simplified. Neither the offset, nor the area 
use could be found with the SPICE simulation. The 
other parameters are close to their specifications, espe- 
cially the propagation delay time, for which a complex 
model was  developed. 
The complete results of this research are published 
in the MSc. thesis of Kole [7]. 
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Figure 4: propagation delay of the comparator of Fig- 
ure 3. 
6 Conclusions. 
Currently, the scoring mechanism is revised to move 
from the use of engineering knowledge towards a com- 
plete algorithmic approach. This is needed in those 
cases where little engineering knowledge is available, 
yet where automatic design is preferred over manual 
design. Few manual designs can accomplish design 
optimization at this small cost. 
Also, we are working towards integrating general 
analysis tools for analog circuits, such as a symbolic 
analyzer, with the SEAS synthesis framework. Such an 
analog design environment should be able to boost the 
output of an analog designer tremendously. 
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